Multi-bit Digital Receiver based on FPGA for Real time Pulse Detection and Parameter Measurement for EW

Priya Suresh N, Abhijit Kulkarni, Vivek Mani Tiwari, Vikas Akalwadi, Sudipto Patra

1 Defence Avionics Research Establishment (DARE), CV Raman Nagar, Bangalore – 560 093, INDIA; email: priya.suresh@hotmail.com
2 CoreEL Technologies (I) Pvt. Ltd., Koramangala, Bangalore – 560034, INDIA
Tel: 91-80-41970400; Fax: +91-80-30723638; email: vikas@coreel.com

Abstract- This paper brings out a unique FPGA based Pulse detection and characterization approach for a Digital ESM (Electronic Support Measure). The proposed approach uses a high speed ADC and FPGA based architecture for sampling and Digital processing of the received RADAR signals.

Key Words- EW, ESM, Digital Receiver, FPGA, Band pass Sampling, High Speed FFT, Peak Detection, Frequency Domain Blanking, NCO, Tunable LPF, Envelope Detection, Arctangent Computation, Pulse Description Words

I. INTRODUCTION
An earlier paper had discussed the need for ESM receivers, advantages of using digital techniques for realization of the ESM receivers and challenges involved in their realization. It had also detailed an outline and presented the experimental results of using a hyper speed 256 point FFT engine for detecting the presence of multiple emitters and for measuring their coarse frequency using a FPGA based system. The present paper develops on it and presents the architecture of a realized Digital Receiver System. It also presents the experimental results of this system.

Ability to detect the presence of multiple emitters that overlap in time domain is becoming the need of the hour as Radar frequency spectrum is getting crowded. ESM Receivers are required to process a few million pulses/second for maintaining a high POI (Probability of Intercept).

The availability of high speed ADCs in the GHz range have made direct sampling of signals possible in the IF range. Emergence of high density/high speed FPGAs with dedicated resources for performing DSP operations has enabled implementation of ESM techniques operating in real time.

II. PULSE DETECTION ARCHITECTURE
Our earlier paper had presented a choice of 1350 MHz as sampling frequency to sample band-limited signals in the range 750 MHz to 1250 MHz for its operation. Choice of 256 point hyper speed FFT engine for signal detection and measurement of coarse frequency with resolution of 5.86 MHz was made.

III. DIGITAL RECEIVER ARCHITECTURE
Fig. 1 shows the architecture of Digital Receiver System. It is a Virtex-5 SX240T FPGA based system that receives the signal conditioned RF data over 2 channels. The RF signal is band-limited signal in the range 750 MHz – 1250 MHz. High speed dual ADC chip sampling the data at 1350 MHz is employed and digitized signal samples are further processed in the FPGA. Pulse Description Words are formed and are sent to DSP processor based system for further processing.

- Dual channel ADC chip contains 2 independent high speed ADC’s that samples the incoming signal at 1350 MHz to give data samples of 8-bit width. Sampling clock is generated on board. FPGA receives the data samples from ADC’s over source synchronous LVDS interfaces. From each of the ADC’s, 2 data interfaces operating at 337.5 MHz DDR rate provide the delayed and non-delayed data samples that correspond to 2 consecutive data samples.
- Digital Receiver FPGA is a DSP resource intensive Virtex-5 FPGA from Xilinx. Digital Receiver functionality is realized on this FPGA using VHDL as the RTL language. The device is ideal for realization of DSP functionalities at high speeds as it has a flip-flop rich architecture with sufficient BRAMs.

The RTL design is modular and functionally divided into further sub-units.

- ADC interface module programs the ADC chip through a low speed serial interface upon configuration/reset. This module also receives the source synchronous data from the ADCs and provides it to further modules for processing. It handles cross clock domain issues. Further data is viewed as 8 samples width operating at SDR rate of 168.75 MHz.
- Data from the ADC interface module is viewed further as blocks of 256 samples. Each of the blocks are time
stamped for measuring the Time of Arrival of signals. The data samples are stored in the local on-board memories and also provided to Parameter Measurement and PDW Generation Block.

- Each data channel has dedicated memory for storing of data for further processing. 4 SSRAM memories of 4 MB storage each and 64-bit, operating at 168.75 MHz are connected to FPGA. Each channel uses 2 such memories in the ping-pong fashion for each block of data – for storing and retrieval purposes. Memories are implemented as cyclic buffers, depth of the cyclic buffer being sufficiently higher than the total processing delay within the FPGA. These memories are capable of providing sustained write/read bandwidth of 1350 Msps. FPGA implements the necessary memory interface and memory arbitration logic operating at such high speed.

- Parameter Measurement and PDW Generation module carries out all the signal processing operations. This is explained in detail in further sections.

- PDW Merging module merges like PDW’s generated – so as to reduce the computational over-head on the DSP processor. At any time, about 32 unique PDWs can be considered by this module for merging. At regular intervals of time, this data is sent to DSP processor for further processing. Data is also sent whenever 33rd type of PDW is received by this module.
RF Module control drives discrete IO signal circuitry of the RF front end. Based on the commands received from DSP processor, these signals are driven so as to tune the RF filters to select spectrum of 500 MHz, down-converted to the range 750 MHz to 1230 MHz.

Clock Gen and Reset Gen module generates various clocks required for the operation of ADC interface, memory interface, logic modules and embedded sub-system. DCM’s in the FPGA are utilized for skew management and for generation of clocks of different frequencies. Cross clock signal handling is a major challenge in this project due to high number of clocks.

IV. PARAMETER MEASUREMENT & PDW GENERATION

Fig. 2 shows the Parameter Measurement & PDW generation Block.

- Custom designed hyper speed 256 point FFT engine capable of processing the data at 1350 MSPS is the instantiated. The data samples are windowed to reduce the effect of DFT leakage using Kaiser Window Function. Technique presented in “Understanding Digital Signal Processing” is utilized to compute the FFT of 2 real sequences using single FFT engine.
- FFT bins are analyzed to detect the presence of emitters. FFT blanking feature provides the operator with facility to blank-out specific emitters/jammers from further analysis. Based on the bin strength, the strength of the emitter signal is determined, using a calibrated look-up table. Detection of weak signals in the presence of strong signals, especially for narrow width pulses, with DFT leakage coming into picture presented a great challenge to our work. Side lobe rejection mechanism was developed to handle this kind of condition. Bins are monitored and coarse frequency measurement value, coarse time of arrival and coarse pulse width information is passed on to the Filter bank module.
- Emitters are assumed to be having a bandwidth of around 5 MHz. Based on the coarse measurements, the data
samples are retrieved from the on-board memory and subjected to further processing. Low pass filter co-efficient are multiplied with sine/cosine samples being produced by an NCO to get the co-efficient for a Bandpass filter centered at measured coarse carrier frequency. Xilinx FIR filter IP core is used for filter realization and decimation. These filters are dynamically tunable with given co-efficient. When data samples are passed through this filter, I & Q versions of the signal are obtained. A decimation factor of 32 is used due to limited bandwidth of the incoming signal and this results in a great reduction of data throughput for further modules.

4 instances of NCO and Dynamic tunable FIR decimator are used for each data channel so as to detect up to 4 over-lapping emitters at any given point of time.

- Pulse Parameter Extraction module has 4 independent signal processing paths for characterization of 4 emitter signals. Using envelope detector technique, Pulse width of the signal is computed. Interpolation technique using the properties of similar triangles enables to compute the pulse width and time of arrival of the signals with greater resolution from decimated sample values. Note that a 100 ns wide signal after decimation gives only about 4 samples, from which Pulse width and Time of arrival has to be calculated. Parallelly, from I and Q versions of the data samples, autocorrelated versions of I & Q data samples are calculated. Instantaneous phase of the signal is calculated followed by instantaneous frequency calculations. All computations are carried out in fixed binary point format as implementation of floating point operations in FPGA’s is a very expensive affair. Arc tangent function is complex function to realize in hardware. Approach of CORDIC was not suitable for this application as it is an iterative algorithm and data needs to be processed in pipeline for this architecture. We chose an approach presented in “Understanding Digital Signal Processing”2. Throughout the pulse width period, the instantaneous frequencies are accumulated and divided by pulse width to get the carrier frequency. In case there are abrupt changes in the instantaneous phase, it points to coded modulation – such as use of Barker codes.

- Assembling computed values from various modules, a Pulse Description Word is formed. A typical PDW will have the following parameters: carrier frequency, Pulse arrival time, Pulse Width, Strength of the emitter in dB, type of modulation and channel number.

V. FPGA RESOURCE UTILISATION

<table>
<thead>
<tr>
<th>Resource Utilization</th>
<th>Slice Utilization</th>
<th>97%</th>
</tr>
</thead>
</table>

VI. SYSTEM PERFORMANCE

The Digital Receiver system was extensively tested and validated for different scenarios in the lab using a Threat Simulator system. The generated PDWs were analyzed following results were noted:

PARAMETER & ACCURACY

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Accuracy</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dynamic Range</td>
<td>35 dB</td>
</tr>
<tr>
<td>Pulse Amplitude</td>
<td>0.5 dBm</td>
</tr>
<tr>
<td>Carrier Frequency</td>
<td>1 MHz</td>
</tr>
<tr>
<td>Pulse Width</td>
<td>25 ns for minimum pulse width of 100 ns with lowest strength</td>
</tr>
<tr>
<td>Time of Arrival</td>
<td>25 ns for minimum pulse width of 100 ns with lowest strength</td>
</tr>
<tr>
<td>Modulation on Pulse</td>
<td>Fixed Frequency, Coded &amp; Modulated</td>
</tr>
<tr>
<td>Number of PDWs</td>
<td>2.5 million pulses per second</td>
</tr>
<tr>
<td>Number of simultaneous emitters</td>
<td>Upto 4</td>
</tr>
</tbody>
</table>

X. CONCLUSIONS

Digital Receiver system has been tested extensively in the lab using Threat Simulator for different scenarios and the results have met the design specifications in terms of functionality and throughput requirements. This holds a great promise for future DR systems for ESM applications.

Xilinx Virtex-5 SX FPGAs have proven to be a success for Digital Receiver applications, both in processing performance and in I/O bandwidth for signal processing and data communications. The release of Virtex-7 family and especially the Zync series with ARM processors holds greater scope for improvements and enhanced capabilities due to even faster data rates, higher processing resources and lower power consumption. The embedded ARM processors can take up the additional functionality of de-interleaving and classification of emitters – further reducing the size of the system – especially suited for airborne applications. This would also result in lesser expensive solutions for design and manufacture. In terms of signal processing capabilities, Digital Receiver system can further be augmented with additional signal processing modules such as Direction Finding algorithms.

Availability of higher resolution ADCs such as 10-bit and 12-bit resolution, capable of sampling the signals at 1350 MHz holds greater promise for achieving better dynamic range. Due to Technology advancements in the ADC’s, it has now become possible to procure ADCs capable of sampling at frequencies as high as 3000 MHz. This along with emergence of high density high speed FPGAs, holds promise for design and development of DR systems capable of surveying upto 1000 MHz spectrum at any given point of time.
ACKNOWLEDGMENT

The authors would like to thank Dr. U. K. Revankar for his continuous support.

The authors would like to acknowledge the contribution of other members of System Engineering Group, CoreEl Technologies and team at DARE, who have worked on different aspects of this Digital Receiver product and contributed to its success.

REFERENCES


2 Richard Lyons, Understanding Digital Signal Processing, Pearson Education, 2004

BIO DATA OF AUTHORS

Ms Priya Suresh N. received her B.Tech. degree in Electronics and Communication from University College of Engineering, Thodupuzha, Kottayam in 2000. Her work contributions are in the design and development of subsystems for Airborne EW systems and also in the development of Multichannel Radar Simulators. Her area of interest includes the design of RF and Digital Receivers and Antenna Array systems for EW application. She is currently leading the RF Division of DARE.

Abhijit S. Kulkarni received his B.E. Degree in Electronics Engineering from University of Pune in 2005. Presently he is working as a Scientist in DARE, DRDO, Bangalore. His work includes design and development of Digital Receiver for Airborne EW applications. His interest includes Digital System design and signal processing.

Vivek Mani Tiwari received his B.E. Degree

Vikas Akalwadi graduated in Electronics and Communication Engineering from Karnataka University, Dharwad in 2000. He is presently working in CoreEl Technologies (I) Pvt. Ltd., Bangalore as a member of System Engineering Group. He has around 11 years of experience in the field of RTL designs for FPGAs. He has previously worked on projects involving building of FPGA based systems and IPs in the domain of Video Signal Processing, Networking, Processor System Bus and Digital Signal Processing.

Sudipto Patra received his Masters in Electronic Science from Fergusson College, Pune University in the year 2003. He is currently working in CoreEl Technologies (I) Pvt. Ltd., Bangalore as a member of Systems Engineering Group. He has around 8 plus years of experience in the field of RTL design for FPGAs. He has previously worked in the domains of Signal processing and Video processing on FPGA platforms.