3 day Workshop on ASIC and FPGA design flow

CoreEL is conducting a 3 day Workshop on ASIC and FPGA design flow On 28, 29 and 30th September, 2016 at Gujarat Technological University.

Click the below link to register: (Free Registration)

REGISTER

1
2